VHDL for Synthesis
This course introduces the complete FPGA development flow and environment with VHDL. The emphasis here is on the subset of VHDL that is synthesizable -- i.e. capable of producing hardware - rather than the entire HDL. Proper, generic hardware description style and implementation techniques are introduced throughout the course.